Home

News

Forums

Hardware

CPUs

Mainboards

Video

Guides

CPU Prices

Memory Prices

Shop



Sharky Extreme :


Latest News


- Toshiba Extends Notebook Line with 5400 and 7200-RPM Drives
- Patriot Hits "Warp" Speed with New Line of Solid State Drives
- OCZ Adds the Elixir Keyboard to its Alchemy Gaming Line
- Seagate Unleashes 1.5TB of Storage with the Latest Barracuda Hard Drive
- Lancool Unveils their K1 and K1-Pro Mid-Tower Cases
News Archives

Features

- SharkyExtreme.com: Interview with Microsoft's Dan Odell
- SharkyExtreme.com: Interview with ATI's Terry Makedon
- SharkyExtreme.com: Interview with Seagate's Joni Clark
- Half-Life 2 Review
- DOOM 3 Review

Buyer's Guides

- July High-end Gaming PC Buyer's Guide
- May Value Gaming PC Buyer's Guide
- March Extreme Gaming PC Buyer's Guide

HARDWARE

  • CPUs

    - AMD Phenom X4 9950 BE & 9350e Review
    - AMD Phenom X3 8750 Review

  • Motherboards

    - Gigabyte GA-MA790FX-DS5 Motherboard Review
    - AMD 780G Chipset Review

  • Video Cards

    - PNY XLR8 GeForce 9800 GX2 1GB Review
    - Gigabyte Radeon HD 3870 512MB Review
    - ASUS EN8800GT TOP 512MB Review




  • The Duron sports 64K of full speed 16-way set-associative L2 cache. Essentially, the purpose of associativity is to reduce cache conflicts in hardware rather than software, where a programmer would have to address these conflicts, which is ideal but not practical. For unoptimized programs, set-associative caches increase the cache "hit" rate and can reduce execution time, especially in multithreaded applications. By adding various other features, such as redundant columns (ensures cache integrity), an exclusive architecture (eliminates the need for redundant data in the L1 and L2), and more write back and fill buffers (reduces the chance of the processor waiting for data and stalling), AMD has ensured that the Duron is well optimized for heavy bandwidth loads.

    The Celeron uses 128K of 8-way set-associative L2 cache. That's twice the L2 cache of the Duron, which is likely to impact performance significantly. For this reason, AMD brings up the fact that the Duron's total on-chip cache, including L1 cache, is 192K, compared to the Celeron's lower 160K of on-die cache. The AMD Thunderbird uses 256K of L2 cache, giving it a total of 384K of on-die cache.

    Another major feature of the Duron's cache architecture is that its L1 and L2 cache are exclusive, just like the Thunderbird's. According to AMD, it is not necessary for data to be duplicated in both L1 and L2 cache with the Duron's exclusive cache system the way it is with the Intel Celeron's inclusive cache system. So, AMD says, this increases the usable on-die cache size of the Duron from 64K to 192K, while the Celeron only has 128K of usable on-die cache.

    The Duron uses the same 100MHz DDR (so call it 200MHz) front side bus that the Athlon has used since day one. The speedy FSB gives the processor plenty of bandwidth to communicate with the chipset, removing the FSB as a major bottleneck. As with the Athlon, memory speed will depend on the chipset in use, though AMD expects that most Duron systems will ship with PC100 memory for cost reasons.

    The Duron's 200MHz FSB speed compares very favorably with the Celeron's 66MHz FSB speed. Three times the bandwidth is nothing to sneeze at. The Celeron's memory speed is dependent on the chipset though, so both systems are on the same level in that aspect. While FSB speed impacts theoretical performance, it's the final performance that matters.





    Copyright © 2002 INT Media Group, Incorporated. All Rights Reserved. About INT Media Group | Press Releases | Privacy Policy | Career Opportunities